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I. INTRODUCTION
A S FULLY implantable magnetically powered neural prosthesis devices become smaller, the need for generating an intense magnetic field in the extracorporeal transmitter coil becomes a requirement due to the low-valued coefficient of coupling. Since for miniature devices the secondary (implanted) coil is often millimeter or submillimeter sized, the inductive coupling coefficient k is in the range of 10 −5 < k < 10 −3 [1] . Therefore, the only viable design approach for powering the implantable device becomes that of creating a high-intensity magnetic field at radio frequencies. Since most proposed systems would use battery power for the extracorporeal transmitter, the design challenge is that of producing the large current in the primary coil in order to power the implanted device, while minimizing the power drawn from the transmitter battery.
One transmitter topology that is ideally suited for generating large transmitter coil currents, at radio frequencies, is the Class-E power amplifier. The Class-E power amplifier was introduced by Sokal and Sokal in 1975 [2] and fully analyzed by Raab in 1977 [3] . The technology was investigated for use in the biomedical engineering field in the early 1990s. Zierhofer and Hochmair [4] changes its oscillation frequency in the primary coil in order to maintain the coupled voltage in the secondary coil insensitive to the distance variation between the primary and secondary coils. Troyk and Schwan [5] - [7] invented a current-mode feedback circuit that controls the transistor switch in the Class-E circuit to turn-on at the correct time, within the oscillator cycle, so that the circuit is always maintained in near-Class-E high-efficiency mode, despite changes in the tuning of the multifrequency resonant network. The Class-E circuit topology has been used for inductively coupled transcutaneous transmission of power and data in various implantable neuroprosthetic devices, including cochlear implants [8] , visual prosthesis stimulators [9] , microstimulators [10] , and neural recording devices such as the implantable myoelectric sensor (IMES) [11] . As shown in the circuit diagram (see Fig. 1 ), the classical Class-E circuit topology consists of a series LC tuned load network (C series , L, and R), a shunt capacitor C shunt , a dc current I DC that is usually supplied by an RF choke inductor in series with the power supply V DC , and an active switching transistor FET. The synchronous transistor switching sustains an oscillating coil current i p (t) by replenishing the energy loss in the resistive load R, during each cycle of operation. To implement the Class-E conditions, the transistor voltage and current waveforms are ideally timed so that at the moment of switching, the transistor voltage is zero and has zero slope; therefore, the power loss within the transistor is theoretically zero, i.e., the Class-E circuit has 100% power efficiency. In practice, the transistor voltage does not remain at zero during the conduction portion of the cycle due to the finite on-resistance of the transistor, and although the circuit can operate with extremely low loss, 100% efficiency is not achievable.
To maintain the high-efficiency operation, the transistor in the circuit has to meet both zero-voltage switching (ZVS) and zero-voltage-derivative switching (ZVDS) conditions. In theory, the circuit component values can be calculated using a set of cumbersome analytical equations. Most often, in practice, Class-E power amplifiers are typically manually tuned because of the high sensitivity to slight deviations in the operating point and circuit component values from the ideal design values. To alleviate this often intractable tuning problem, Troyk and Schwan devised the current-mode closed-loop Class-E circuit [5] - [7] . For transmitter coils that are characterized by a very high quality factor, i.e., low loss, this approach uses a current-sense transformer to measure the inductor L current and maintain the Class-E conditions. This method compensates well for inevitable changes in the parasitics or shape of the transmitter coil that can often result in rapid destruction of the transistor switch due to excessive power dissipation as the circuit moves off of the precise Class-E frequency. Using the current-mode closed-loop control, typically, a 10-20% switch duty cycle is used, limiting the power dissipated in the transistor switch and minimizing the battery power supply current.
While effective at maintaining near Class-E operation, the feedback loop only implements the ZVDS condition. To operate in a high-efficiency mode, the circuit also has to satisfy the ZVS condition, such that during each cycle when the transistor switch begins conduction, there is zero charge left on the shunt capacitor to avoid excessive heat loss. To configure a particular Class-E circuit design for the ZVS condition, the complicated circuit equations must be solved; alternatively, a trial-and-error approach is employed. It is the purpose of this paper to present design equations for easily calculating the Class-E circuit components needed for high-efficiency mode at any duty cycle. Our approach, commonly called "design oriented analysis" (D-OA, a methodology advocated by Middlebrook [12] ), is different from most of the Class-E power amplifier analyses in the literature. In those analyses, the circuit component values are entangled with the design requirements (e.g., input/output power, operating frequency, etc.) in complicated implicit equations that can only be solved numerically. Using D-OA, preferred circuit component values are specified on the left side and design requirements on the right side of the equations.
The distinction of using D-OA is mainly due to the different nature of analysis versus design. For instance, in Raab's Class-E circuit analysis [3] , ZVS and ZVDS conditions of the collector voltage v(θ) were applied as boundary conditions after the voltage formula was subject to the Fourier transform. This is a typical approach for an analysis that starts from a general case and reduces to the more specific one by applying the boundary conditions one by one. But it results in many complicated implicit equations of v(θ), in which circuit component values are almost impossible to analytically determine. To give an illustrative example, to determine the relationship between the duty cycle y 1 and the current ratio g, 2 one has to eliminate the phase angle ϕ from (3.2), cos(ϕ) = y/(g sin y), and (3. = ± cot(y) − 1 y . 1 We use Raab's notation temporarily. Note that it is different from our definition later.
2 g = I p /I D C .
In Section II, we arrive at a mathematically equivalent but simpler equation for this relationship. In addition, we also derive explicit equations for the other circuit component values. The D-OA technique used to reach those simplified formulas is implemented by making reasonable initial assumptions and by including known/boundary conditions early during the derivation.
II. DESIGN EQUATIONS
Typically, the analysis of the Class-E circuit (see Fig. 1 ) starts from the output coil current i p (t). By using the high-Q approximation of the series LC series branch [5] , we can assume i p (t) to be sinusoidal and define it as i p (t) = I p sin(ωt + ϕ), where ω is the operating frequency of the Class-E circuit, I p is the amplitude of the coil current, and ϕ is the phase angle. This phase angle is an unknown variable that depends on the timing of the transistor switch. The next step is to derive the expression for the transistor voltage v s (t). In this case, v s (t) is also the voltage at the node of the capacitor C shunt , which is charged by the current i s (t) when the transistor is not conducting. During that time period, i s (t) is the sum of the dc current I DC from the power supply and the coil current i p (t). On arriving at an expression for v s (t), one can apply the boundary conditions ZVS and ZVDS to obtain equations for the unknowns in the expression. The frequency analysis of v s (t) via Fourier transform at the fundamental frequency ω can relate the reactance of the circuit to L and C series . Finally, the input and output power balance equation relates the power supply parameters V DC and I DC with the output parameters I p and R. Given these analytical equations combined with a sufficient number of inputs values, the unknown variables can usually be solved numerically.
However, our D-OA approach is almost the reverse of the conventional procedures described above. We begin the derivation from the energy balance equation.
The high-Q approximation not only assumes i p (t) as being sinusoidal, which facilitates the Fourier analysis later, but it also implies that the power loss of the sinusoidal current i p (t) in the resistor load R can be simply expressed as
Assuming that this is the only power loss in the circuit (i.e., no loss on the transistor or by harmonic currents), and the circuit is running at 100% power efficiency, the input and output power should balance out:
For the closed-loop Class-E circuit that drives a low-loss coil, the high-Q approximation is reasonable because R in the circuit is mainly caused by the small-valued coil wire resistance, and the quality factor Q L can be in the range of 100-300.
In Section III, (2) is modified to take into account the power loss due to the on-resistance of the transistor.
From (2), we define an intermediate variable: current ratio α as the ratio between I DC and I p
According to (3), α can be calculated once the power supply voltage V DC , the coil current amplitude I p , and the coil resistance R are specified. These are usually available at the onset of the design, since the physical configuration, and the resulting electrical requirements of the transmitter coil, is a frequent starting point for the transmitter design. In most cases, R can be calculated uniquely from the quality factor Q L in
where Q L , L, and the operating frequency ω are given as the basic coil characteristics. The only two remaining circuit components are C shunt and C series , and determination of these to assure Class-E operation is often the problem which causes researchers to resort to an empirical approach using bench testing or brute force simulation. To obtain the explicit equations for these two variables, we begin by examining the shunt capacitor current i s (t) directly. From the circuit diagram in Fig. 1 , i s (t) is the sum of the dc current I DC and the coil current i p (t), and because of the transistor switching, i s (t) is not a continuous function like i p (t), but rather a piecewise function. In the following discussion, we align the zero of the x-axis with the turn-on timing of the transistor switching.
To examine the periodic functions in one cycle, we designate θ = ω · t as an independent variable, and hence, the capacitor
Here, the duty cycle d represents the percentage of a cycle during which the transistor switch is turned ON (i.e., conducting). Note that some papers define a similar parameter when the transistor is turned OFF (e.g., y in Raab's paper); some also use half of the off-time (e.g., y in Raab's paper); some use time or radian as units, and not percentage. It should also be obvious that I DC is not a dc current from the point of view of the capacitor, since obviously there could be no dc current going through a capacitor. This is because i s (θ) is a piecewise function during each cycle. When the transistor is conducting (0 ≤ θ ≤ 2π · d), it shorts out the capacitor and i s (θ) becomes zero. When the transistor is not conducting (2π · d ≤ θ ≤ 2π), I DC effectively acts like a dc offset that raises the sinusoidal current i p (θ + ϕ). Also note that we specify the coil current flowing into the shunt capacitor as the positive direction. There will be a flip of sign when we are examining the voltage drop on the coil impedance later.
As shown in Fig. 2 , the coil current i p (θ) is a sinusoidal waveform and i p (0) = i p (2π) = 0. At θ = 0, i p (θ) crosses zero and the transistor switch turns ON. After θ = 2π · d, the transistor turns OFF and the shunt capacitor current i s (θ) appears as a raised and phase-shifted sinusoid. It is essential that i s (0) = i s (2π) = 0 as well, which, as will be evident from (9) , satisfies the ZVDS condition precisely. Therefore, the phase angle ϕ in (5) can be derived simply as −arcsin(α), after introducing the current ratio α:
As illustrative, both the coil current i p (θ) and the shunt capacitor current i s (θ) are plotted in Fig. 2 , where α = 0.1 and d = 0.186.
The only remaining condition required for the Class-E highefficiency operation is ZVS. It demands that the integral of i s (θ) over each cycle, which represents the charge left on the shunt capacitor, is equal to zero. Hence, the current ratio α and the duty cycle d are related in the following equation:
This is the only implicit equation in our set of design equations. Once the value of α is calculated from the design requirements (3), the variable d can be solved from (7). Modern mathematical software such as Mathematica's FindRoot function can easily solve the equation. The duty cycle d as a function of the current ratio α is plotted in Fig. 3 . The relation is straightforward enough that a polynomial function (8) 
The voltage v s (θ) on the shunt capacitor can be expressed as the integral of the current i s (θ) that charges the shunt capacitor C shunt , after the transistor switch turns OFF. Consequently, v s (θ) is also a piecewise and periodic function:
As mentioned earlier, the ZVDS condition of v s (θ) is equivalent to stating i s (0) = 0, since the capacitor current i s (t) is the derivative of its voltage v s (t). Therefore, both ZVDS and ZVD conditions have been satisfied for the derivation of (6) and (7) .
The final step is to perform a Fourier analysis on v s (θ) from (9). First, the dc component of v s (θ) should be equal to the power supply voltage V DC :
V DC is most often the desired battery supply and is usually given in the design requirements; therefore, (9) and (10) can be used to solve for C shunt . The result is an explicit formula:
for which
The parameter K ranges from 6.36 to 0 as a function of the current ratio α. In general, the larger the α, the smaller K becomes.
Second, the reactance of the LC series branch at the fundamental frequency ω can be defined as X. It can be expressed by the Fourier transform of the shunt capacitor voltage v s (θ):
for which:
The negative sign in front of I p is due to the direction of coil current marked in Fig. 1 . We can insert (14) into (13) and solve for C series :
The parameter H is also a function of α. It ranges from −12.6 to 0, as α goes from 0 to 1.
To summarize the simplified design procedure, given a design requirement set {dc power supply V DC , coil current amplitude I p , coil parameters (L, Q L ), and the Class-E operating frequency ω}, the current ratio α can be calculated from (3) and (4). Then, the duty cycle d can be solved from (7), using the plot of Fig. 3 , or by direct calculation using (8) . Finally, the capacitors C shunt and C series can be calculated with (11) and (15) directly.
III. TRANSISTOR POWER LOSS
According to the circuit diagram (see Fig. 1 ), the transistor conducts the current i s (θ) during the time period (0 ≤ θ ≤ 2π · d) after it turns ON during each cycle. Assuming that the transistor has a constant on-resistance R on , its power loss can be calculated as
Therefore, an improved energy balance equation to replace (2) would be
Once we collect the terms involving α and d in (17) 
into an intermediate function g(α, d), we can rearrange (18) to
Compared to (3), (19) includes two extra variables: the transistor on-resistance R on and the duty cycle d. For a given FET, the resistance R on is usually obtained from the manufacturer's data sheet, but d needs to be solved, together with α from both (19) and (7).
For example, suppose we have a design set with I p = 1 A, R = 1 Ω, and V DC varying from 2 to 5 V (these are typical of transmitter designs). The duty cycle d can be solve numerically using Mathematica's FindRoot function, as R on increases (from 0 to 0.5 Ω) for various V DC .
As shown in Fig. 4 , when R on = 0 Ω, d is the same as calculated earlier [using only (3)]. As R on increases, d also increases to compensate for the extra power loss on the transistor. The slope becomes steeper for decreasing V DC . On the other hand, as long as the transistor power loss remains an insignificant portion of the total power output of the Class-E circuit, the increment of d is relatively small. In our experiences, for small duty cycles, on the order of 20%, the power loss on a typical transistor can be initially omitted in the design calculation.
IV. DESIGN EXAMPLES

A. Simplistic Calculations
The current ratio α can be used to extract useful information for quickly accessing any Class-E circuit design. Given the following design set from the literature [13] , f = 10.24 MHz, P out = 72.2 mW, P DC = 87.2 mW, R = 22 Ω, and V DC = 2 V, we can calculate I DC = P DC /V DC = 43.6 mA and I p = 2 P out /R = 81 mA. So the current ratio α = I DC /I p = 43.6/81 = 0.538. From Fig. 3 , we know that α is approximately equal to d in this range. Or we can plug α = 0.538 into (8), the resulting duty cycle d equals 0.5, and this is confirmed by the use of 50% duty cycle in the original paper [13] .
Note that the relation between the current ratio α and the duty cycle d does not depend on 100% power efficiency operation of the Class-E circuit, and in this particular case, P out /P DC = 82.8%.
The variables d and α also provide useful estimation of the upper bound of the coil current I p , for any particular design. In theory, d max = 1; thus α max = 1. Assuming both 100% efficiency and that (2) is valid, we obtain I p,max from (3). In this case, the upper bound of the coil current I p,max = 2 V DC /R = 4/22 = 181.8 mA.
B. Step-By-Step Class-E Design Procedure
Given a primary coil inductance L = 25 μH, the objective is to design a high-efficiency Class-E circuit with the coil current amplitude I p = 2 A. The other known design parameters are f = 470 kHz, V DC = 5 V, Q L = 155, and R on = 0.04 Ω. First, we assume that the transistor loss is not going to affect the duty cycle calculation, which can be justified later according to Fig. 4 .
Under that assumption, we can use the simple algebraic equations (2)- (4) to calculate that the current ratio α = 0.096.
We can either use the explicit polynomial in (8) to calculate the duty cycle directly, d = 0.1814, or as comparison, solving the implicit equation (7), resulting d = 0.1816. The difference is quite small. In practice, the on-time of the transistor is usually adjusted in order to obtain the best combination of the desired coil current and the observation of the Class-E conditions. Since the duty cycle is less than 0.2, it justifies our omission of the transistor power loss at this stage of the design analysis, and avoids solving the two implicit equations (7) and (19) with the added parameter R on . In fact, the Mathematica code solving (7) and (19) gives d = 0.1820, which, for our practical purpose, is close enough to the result of the explicit polynomial (8) .
These α and d values can then be used in (11) to calculate C shunt , and (15) to calculate C series . The results are C shunt = 103.6 nF and C series = 4.77 nF.
A physical circuit was constructed using the results of the simplified design with 4.7 nF used for C shunt and 100 nF used for C series . The coil current i p was measured with a Tektronix AC current probe connected to an oscilloscope. The FET switch voltage v s was also monitored on the oscilloscope (shown in Fig. 5) . A potentiometer on the circuit board was used to adjust the duty cycle of the FET transistor gate drive pulse, such that v s (t) reached zero when the FET switch turned ON.
As shown in Fig. 5 , the Class-E circuit is operating at the high-efficiency point; the measured versus specified design parameters are shown in Table I .
The bench-measured values are very close to the design targets.
C. Frequency Modulation of the Transmitter
Most often an implanted neural prosthesis requires transcutaneous control of its operation via commands sent over the same inductive link used for power transfer. To accomplish this, both amplitude [14] and frequency modulations of the Class-E converter are possible. In one method of frequency-shift-keyed operation, extremely rapid change of the transmitter operating frequency is employed [15] , [16] . As shown in Fig. 6 , an extra capacitor C fsk in parallel with an extra transistor switch (FSK) can be added to the LC series branch of the Class-E circuit. When that transistor is conducting, C fsk is bypassed and the circuit is the same as the traditional Class-E circuit. When the transistor switch is open, C fsk becomes in series with C series , which changes the total capacitance, thus altering the operating frequency of the circuit. By turning the FSK transistor ON and OFF, at a strategic point in the Class-E cycle, we can modulate the frequency of the oscillating coil current while maintaining the low-loss, high-efficiency performance of the circuit.
As an example, for the same design specification in Section III-B, we can easily implement FSK modulation by varying the operating frequency f . The values of capacitors C shunt and C series can be calculated as before. Fig. 7 shows a plot of the relationship between C shunt and C series for five coil currents using the Class-E design methods presented above. In Fig. 7 , the data points of the same frequency are grouped by the ellipses: f 1 = 423 kHz, f 2 = 470 kHz, and f 3 = 517 kHz. These represent ±10% frequency modulation around 470 kHz. The straight lines connect the data points of constant coil current amplitude: I 1 = 1.7 A, I 2 = 1.8 A, I 3 = 2 A, I 4 = 2.2 A, and I 5 = 2.4 A. In theory, we can shift from one frequency to the other, provided that we change both C shunt and C series at the same time. In practice, the extra FSK transistor and C fsk (see Fig. 6 ) effectively vary only C series . So the design objective is to keep C shunt constant, which is indicated by the horizontal dotted line in Fig. 7 , while frequency modulating the coil current. The corresponding frequency f, C series , I p , and duty cycle d are collected in Table II .
In Table II , it shows that it is possible to have the values of C shunt barely change, when C series changes from 5.96 to 3.91 nF, by switching the FSK transistor, to produce the corresponding frequency shifts between 423 and 517 kHz. In this case, the circuit can be designed with the original capacitor C series = 5.96 nF, and the added-on C fsk = 11.37 nF. It also shows that theoretically to maintain high-efficiency operation at both frequencies, the duty cycle needs to change accordingly as well.
The FSK-modulated transmitter topology (see Fig. 6 ) is very simple and straightforward, but the numerical results reveal some possible issues with the coil current I p changing from 1.7 to 2.4 A at two different frequencies. First, the FSK demodulators in some implants may be sensitive to the amplitude modulation of the magnetic field. Second, the change in I p also causes I DC to change from 125 to 307 mA. Since the dc current flows from the RF choke in series with the power supply, it cannot change instantaneously. As I DC rebalances through the RF choke, it "blurs" the sharpness of the frequency modulation which causes the intersymbol interference in the FSK demodulator and could affect the inward data error rate.
It seems that it is best to operate on the equal-current lines in Fig. 7 to keep I p constant. This is achievable by switching the values of both capacitors at different frequencies, a somewhat more complicated topology. Alternatively, the receiver coil in the implants may be tuned asymmetrically to the two modulating frequencies as a means of compensating for the different coil currents. One might choose to increase the coil current I p at one frequency to "compensate" for the asymmetric frequency response of the demodulator in the implants. In any case, the calculation shows that by adjusting C shunt , C series , and duty cycle d, we have full control of the operation of the Class-E circuit for power and data transmission.
In our laboratory, numerous designs using the FSK modulation method have been implemented, and operational details have been reported [16] . A full mathematical analysis of the FSK modulation method will be presented in an upcoming publication as space does not permit a comprehensive treatment here.
V. DISCUSSION
One might reasonably ask the question about how the design procedure presented here can be verified. Our derivation stems directly from first principles using fundamental energy balance and is mathematically equivalent to Raab's paper [3] on Class-E circuit analysis. However, his analysis provides very restricted design guidance and is difficult to apply except when the duty cycle d = 0.5. In contrast, the work presented here uses the D-OA approach that starts with the physical circuit elements TABLE II  DESIGN PARAMETERS FOR FREQUENCY MODULATION   TABLE III  DESIGN PARAMETERS IN THE LITERATURE COMPARING TO OUR CALCULATION most easily manipulated, and optimizes the duty cycle in order to satisfy the Class-E conditions.
In testing any new procedure, it would be comforting to have a "gold standard" for comparison. Unfortunately, there exist no other simple design procedures that incorporate the flexibility of our approach, particularly with respect to the duty cycle, and most other published methods involve intrinsic equations and numerical analysis. Yet, comparison to other published work is useful. Design and operational parameters from three Class-E circuit designs, spanning a Q-range of 7-340, are presented in Table III and compared to both our design approach and OrCAD simulations. The first is a textbook example using a 50% duty cycle; the others come from more complicated empirical approaches. For the first design, the textbook equations are mathematically equivalent to ours, and the resulting calculations demonstrate agreement. For the second design, although the authors in [17] do not report I DC and α, our component values and simulation results agree with the published ones. For the third design, very close agreement is seen for all values.
Unfortunately many, if not most, Class-E circuit design procedures resort to 50% duty cycle as an a priori design parameter, for lack of manageable design equations. As shown in this paper, designing for a duty cycle other than 50% can be relatively easy using the D-OA approach. From a hardware implementation standpoint, 50% duty cycle is often undesirable due to the fact that the transistor switch then carries the resonant current for half of the cycle, and this causes excessive power dissipation in the switch due to its finite on-resistance. In our experience, designing numerous Class-E transmitters, restricting the duty cycle to a maximum of 20% produces minimal, to acceptable, switch power losses and maintains the high-Q approximation.
Our derivation used the high-Q approximation [5] . For many emerging neural prosthesis designs, such as the IMES [11] , the relative size of the implantable device as compared to the transmitter coil is small, the coupling coefficient to the extracorporeal transmitter coil is correspondingly low, and there is minimal reduction of the circuit Q due to the loading of the implanted device upon the transmitter.
However, for other designs, owing to tighter coupling and reflection of the load, the loaded quality factor of the coil Q L can be relatively low. It is instructive to consider whether the high-Q approximation could still be valid in these cases. A lower Q L will result in a lower series branch Q and the expectation that notable power would be contained within higher harmonics. Higher order Fourier transforms can be computed for the shunt capacitor voltage v s (θ) and the "leaked" power can be examined at those higher harmonics. This harmonic leaked power is exacerbated by the use of 50% duty cycle.
In keeping with simplicity, a relationship between L, Q L , I p , and α can be derived as in (21). Using this expression, choices can be made for V DC and L in order to change the circuit Q. Once the other design parameters are specified, Q L and α are inversely proportional, and (21) can be used as a guideline for choosing the appropriate Q L :
As an example, to improve the previously presented textbook design [18, Example 5.1], the coil Q L could be increased by a factor of 5, and thus, Q L = 35 and α = 0.537/5 = 0.107. That could drop the duty cycle to 19% and the corresponding C shunt = 1.47 nF and C series = 312 pF.
As derived from our experience, to keep the high-Q approximation valid, one needs to limit the current ratio α < 0.2, and from (21), that amounts to (22)
In one application [11] with I p = 2 A, V DC = 5 V, f = 400 kHz, and L = 25 μH, the quality factor of the coil Q L needs to be larger than 63 for a high-Q approximation Class-E design.
VI. CONCLUSION
This paper presents the detailed derivation of explicit design equations for the current-mode closed-loop Class-E circuit at any duty cycle. The derivation uses the same assumptions as those in the classical Class-E power amplifier. In addition, it takes into account the power loss due to the on-resistance of the transistor.
Because the derivation does not include the nonlinear transistor capacitance model, or finite dc feed inductor, only one intermediate variable, i.e., the current ratio α, is introduced. It is related to the duty cycle d via the ZVDS condition. The current ratio also appears in the power balance equation.
Maintenance of the correct Class-E frequency is crucial for viable hardware designs. Deviation from the correct frequency can cause rapid destruction of the transistor switch due to excessive power dissipation, especially for high-Q designs which contain large stored energy. Simultaneously satisfying the ZVDS and the ZVS conditions is a necessary criterion for deriving the correct frequency, and these are obtained through the combined use of the design process presented here and the closed-loop control [5] .
The current-mode closed-loop control desensitizes the highefficiency Class-E circuit to the variations of its components. Using the closed-loop control, the transistor inherently turns ON at the zero-crossing point of the coil current, the circuit automatically satisfies the ZVDS condition, or optimizes the onset of switching for lower-Q circuits. Therefore, the design problem becomes essentially to size C shunt and C series in order to meet the ZVS condition. The explicit formulas for both capacitors involve the current ratio α, resulting in the determination of the duty cycle d, which is an easily adjusted parameter for a Class-E system.
The design process presented here can easily be implemented in a spreadsheet or a dedicated design program. For demonstration, an online design calculator, incorporating these design equations, can be found at http://class-e.sigenics.com.
